Abstract
I. INTRODUCTION
Flash controller is used whenever interface needs to interacts with flash memory; it will firstly have to face with flash memory controller. Flash memory has two types NAND and NOR, NAND is used in USB drive storages in that flash controller is on chip. NOR flash are used in booting applications.
[1]
Fig 1: General Diagram of Flash Memory Controller
Block diagram shows design of flash memory controller. Flash controller communicates with parallel NOR flash memory M29W128GH/GL which is micron chip. Flash memory controller give response to commands from command interface. The interfaced system sends information like address and data bits one by one. Read and write operations are with respect to flash memory. Let"s discuss its module one by one. [3] [4]
II. SERIAL COMMUNICATION MODULE
UART receives command sequence and gives to comparator. There are command start bits which are added at the start of each command. When flash controller first receives these command start bits, we recognize that there is a valid command. Command start bits must be there at the start of each command because of absence of start bit command is discarded as it is a invalid command. 0xABh are selected as command start bits. For the further operation control logic needs data in parallel form. So three GPIO"s are used to separate the incoming data bits into three parts which are as follows -Command encoding bits -Program address, -Program data. Encoding bits are of the size 8 bits, program address is of size 24 bits and program data is of the size of 8 bits. [6] III. FIFO (First In First Out) 
V. CONTROL LOGIC

VI. RESULT AND DISCUSSIONS
Encoding bits, Program address, program data are given as an input to the control logic module. It generates the signals which are required for flash memory. Encoding bit is responsible for which command sequence is to be generated. Hardware description language is used to implement control logic module and checked for functionality correctness. The code is implemented using VHDL language and XILINX simulation tool is used to simulate the design and generate the waveforms. Numbers of test benches are used for verification of design. Encoding bits, address bits and data bits are input of FIFO module. Write logic and read logic performs operation on FIFO core and execute the operation. One complete command read through the read logic module sent the stored bits to command decoder. [2] FIFO module sends enable signal for command decoder named as cd_strt. It goes high for a time when encoding bits, address bits; data bits are available at the output of FIFO. Command decoder decodes the incoming command and enables control logic. If valid command is received, because of valid command encoding bits, it generates standard address -data cycles. All address-data cycle values are kept zero for an invalid command. Address -data cycles are inputs for this module. When these address-data cycles are appears, control unit generates necessary signals required by the flash memory. As per timing specifications WE, CE, OE signals are generated. PROGRAM command and second one is the READ commands are discussed in this paper. Control logic module used to generate signals with the reference of timing specification of flash memory chip. [2] VII. CONCLUSION NOR flash memory controller is implemented in VHDL, is discussed in this paper. When any command is sent through interfaced system it verifies the all logic blocks explained in paper. Serial communication block checks for the valid reception of a command. If valid command is received, it converts incoming bit stream into three inputs which are required by the control logic module. After reception of valid command it is first of all saved into FIFO. Then command decoder checks whether there is any command for execution. If there is command present for the execution, command decoder reads this command from FIFO and generate necessary address-data cycles. Further required signals such as OE WE,CE etc signals are generated as per their timing parameters of address and data cycle. Thus controller executes command received to it. PROGRAM command, READ command are implemented in the flash memory controller.
